In 
INTRODUCTION
With advancement in VLSI technology, delay and power dissipation due to interconnects have become very significant [ 1 I. In this work, the problem of minimizing interconnect delay and power dissipation is addressed at the placement stage [2] . In CMOS circuits, over 90% power dissipation is due to the switching activity [ 3 ] , expressed as:
where Pt denotes the total power, VDD is the supply voltage, S i is the switching activity of cell i , and f the clocking frequency. The node total capacitance is denoted by C;, and ,h' is a technology dependent constant. In case of standard cell design, cell characteristics are fixed for a particular library, therefore we cannot reduce cell capacitances. Furthermore, interconnect capacitances are related to the corresponding interconnect wire-lengths 1;.
The cost function due to timing performance in the placement problem can be expressed as Costdelay = TTc, where x,. is the most critical path in the layout. In this work, layout width is considered as a constraint.
FUZZY COST MEASURE
In order to select the best solution found so far, a goal directed search approach is adopted, where the best placement is one that satisfies as much as possible a user specified vector of fuzzy goals [4] . In order to combine three parameters and one constraint, the following fuzzy rule is suggested. spectively. In our case we chose p" = 0.7, the superscript c represents "cost". The solution that results in maximum value of p c (x) is reported as the best solution found by the search heuristic. Notice that the third AND operator in the above fuzzy rule is implemented as a pure min because the width constraint has to be always satisfied.
The shape of membership functions for fuzzy sets within acceptable power; delay and wire-length are as shown in Figure 1 (a) , whereas the constraint within acceptable layout width is given as a crisp set as shown in Figure 1 ( represent the lower bounds for wire-length, power, delay and layout width respectively.
EVOLUTIONARY ALGORITHMS

Stochastic Evolution (StocE)
Stochastic evolution [ 61, is a relatively recent iterative search heuristic. Unlike simulated annealing, it totally avoids the random search even at the early stages. The general stochastic evolution algorithm can be found in [6] . StocE takes as inputs ( 1 ) an initial solution So, (2) an initial value of a control parameter pu, and (3) a stopping criteria parameter N.
There are two StocE parameters that have to be decided, yo and R,. po is a control parameter to accept uphill moves (bad solutions). In order to select the value ofp,,, Y random trial movcs are made (where IY is the number of cells in the circuit). The standard deviation clLT of the membership in the fuzzy set of acceptable solutions duc to these trial moves is computed. Then, po is assigned the value 2u2v. If the search is stuck at some local optimal solution, then the value of p is increased to 2p0, otherwise p = y o .
The second parameter to bc specified for StocE is the value of R. It represents the expected number of iterations the StocE algorithm needs until an improvement in the cost with respect to the best solution seen so far takes place. It is suggested in [7] that the best results are obtained with 10 < R < 20. In this work, l? = 15 is chosen. Upon termination, the algorithm returns the best solution found so far by the heuristic.
Fuzzy Simulated Evolution (FSE)
The general Simulated Evolution (SE) algorithm was proposed in [8] . In order to apply simulated evolution, one has to design a suitable goodness measure, a cost function, and an appropriate allocation operator. These three together have the most impact on the behavior of the SE algorithm. Due to the multi-objective nature of the placement problem, the goodness measure, cost function, and the allocation operator should take into consideration all objectives.
Fuzzy Goodness Evaluation:
A designated location of a cell is considered good if it results in short wire-length for its nets, reduced delay, and reduced power. These conflicting requirements can be expressed by the following fuzzy logic rule. where T,,, is the delay of the most critical path in the current iteration and Tma,(i) is the delay of the longest path travzrsing cell i in the current iteration.
With the AND and OR fuzzy operators implemented as OWA operators, rule R2 evaluates to the expression below: For this purpose we have used an adaptive bias scheme [9] . The above rule is interpreted as follows: the superscript a is used here to represent allocation. py (1) is the membership of cell i at location 1 in the fuzzy set of good location. ~L i n _~~~ ( l ) is the membership in the fuzzy set of "reduced wire-length and reduced power and reduced delay". ,u?~(/), ~:~( 1 ) , & ( l ) , and pa,,idth(l) are the membership in the fuzzy sets of reduced wire-length, reduced power, reduced delay and within acceptable width, respectively.
Allocation
The base values of membership functions in allocation are represented as Xfu, ( L ) , S& ( I ) and Sin_,idth(I).
Membership functions for these base values are shown in Figure 3 . The values of azo, u p , ud and Clwidth depend upon priority on the optimization level of the respective objective.
In our case, we have set a, = 0.75, u p = 0.75, ( i d = 0.85 and u t u i d t h = 0.25. The algorithm terminates when no further improvement is observed in the best solution found.
GA Based Optimization
For comparison purposes, we have also implemented genetic algorithm (CA) [7] with ~" ( 2 ) as fitness value. Roulette wheel selection scheme [7] , is used. Partially mapped crossover (PMX) is used to generate new offsprings. For the selection of next generation, Extended Elitism Random Selection scheme is used, where half of the chromosomes in the next population are the best among offspring and current population and half are selected randomly. A variable mutation is used that depends upon the standard deviation of fitness in the current population. Stopping criteria is the maximum number of generations. 
RESULTS & DISCUSSION
We applied FSE, StocE and C A on eleven different ISCAS-85 and ISCAS-89 benchmark circuits. In case of FSE and StocE, execution is aborted when no improvement is observed in the last 500 iterations. In case of CA, the stoppins criteria was 10,000 generations. In order to compare improvement in the quality of solution versus time, we plot the current membership valucs of the solution obtained by FSE and StocE (Figure 4 Figures 4(d), (e) and (f) track with time the total number of solutions found by FSE, StocE and C A for various membership ranges. Note however that FSE and StocE exhibited much faster evolutionary rate than CA. For example, after about 100 seconds, almost all new solutions discovered by StocE have a membership in the interval 0.5-0.6 in the fuzzy subset of good solutions with respect to all objectives, and almost none were found with lower membership values. In contrast, for CA, it is only after 10,000 seconds that the first solution with membership in the interval 0.5-0.6 was found (see Figure 4 ). This behavior was observed for all test cases. Table 1 : Layout found by FSE, StocE and CA, "W', "P' and "D" represent the wire-length, power, and delay costs and "T" 
